IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

A High Step-Up DC–DC Converter With High Voltage Gain and Zero-Voltage Transition

Amin Asghari ^(D) and Zeynab Jalili Yegane ^(D)

Abstract—This article presents a new high-step-up dcdc converter. The proposed converter optimally integrates the coupled inductors, voltage multiplier cells, and series capacitor techniques to attain high voltage gain with low voltage stress. Moreover, in this configuration, the voltage multiplier circuit not only participates in increasing the voltage gain but also absorbs the leakage energy. In addition, zero-voltage switching and zero-current switching conditions are obtained for all switches and diodes, respectively. As a result, overall efficiency is improved. In this topology, the leakage inductance of the coupled inductors is used as a resonant inductor. Therefore, no additional magnetic core is needed. Furthermore, the ripple of the input current is reduced by using the interleaving technique. Also, this converter features automatic uniform current-sharing characteristics due to the charge balance of the blocking capacitors. The experimental results obtained from a prototype with 12 V input and 180 V output validate the theoretical analyses.

Index Terms—Coupled inductors, high step-up converters, interleaved operation, soft switching, zero-voltage switching (ZVS).

I. INTRODUCTION

T NERGY is one of the most critical and primary factors for continuing human life. In recent years, replacing fossil fuels with renewable energies, including solar and wind energy, has been widely welcomed [1]. For network connection applications, it is usually necessary to convert distributed resource output voltage to a higher voltage [2].

In theory, the conventional boost converter just by having close-to-one duty cycles can reach high output voltages. In practice, this increases the voltage stress across the semiconductors, increases input current ripple, and reduces efficiency. Hence, in recent decades, there has been extensive research on new topologies to provide higher voltage conversion ratios [3], [4].

In [5], the multilevel technique is proposed to increase the output voltage. This method increases the complexity and the cost. The research works in [6] and [7] introduced two or more boost

Digital Object Identifier 10.1109/TIE.2023.3312434

converters in series or cascading. Although the voltage gain is effectively improved, the cost of the entire system increases.

1

Using the coupled inductors is another solution to improve the voltage gain of the converters. In this technique, the conversion ratio is increased by choosing a proper turn ratio for the coupled windings. However, in converters with coupled inductors, passive snubbers or active clamp circuits are required to absorb the energy stored in the leakage inductors [8], [9], [10], [11]. As a result, the circuits are complicated, and the efficiency is reduced.

The capacitors can work as voltage sources to obtain high voltage output in dc–dc converters. Two boost converters using switched-capacitor cells are provided in [12] and [13]. These converters include n switched-capacitor cells. Each cell consists of a capacitor, a diode, and two power switches. However, in these circuits, the number of semiconductor devices increases. Aggressive currents during charging and discharging capacitors, and the formation of a capacitive loop, are other disadvantages of these converters [14], [15].

In [16], the voltage multiplier cell (VMC) is proposed. This cell consists of diodes and capacitors. However, several cells are required to achieve high-voltage gains [17].

This article proposes a new high step-up converter to attain a high voltage gain. With the most benefits mentioned above and minimum problems, a conventional interleaved boost converter is integrated with a VMC, coupled inductors, and a series capacitor. In this integration by selecting the appropriate turns ratio of the coupled inductors, high voltage gain can be achieved without overincreasing the duty cycle. Also, semiconductor devices have low voltage stresses. In this topology, the voltage multiplier circuit not only participates in increasing the voltage gain but also absorbs the leakage energy. The zero-voltage switching (ZVS) condition is obtained for all switches, by using leakage inductance as a resonant inductor without any auxiliary switch and magnetic core. It can eliminate switching losses and diminish the electromagnetic interference problem.

The rest of this article is organized as follows. Section II analyzes the circuit configuration and operation principles. Section III exhibits the design consideration and converter performance analysis. Section IV discusses the experimental outcomes. Finally, Section V concludes this article.

II. CIRCUIT CONFIGURATION AND OPERATION PRINCIPLES

Fig. 1(a) shows the circuit structure of the proposed converter. S_1 and S_2 are the main switches, D_0 is the output diode,

0278-0046 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Manuscript received 14 November 2022; revised 8 March 2023, 16 May 2023, and 21 July 2023; accepted 12 August 2023. (*Corresponding author: Amin Asghari.*)

The authors are with the Department of Electrical and Computer Engineering, Semnan University, Semnan 35131-19111, Iran (e-mail: a.asghari@semnan.ac.ir; z.yegane@semnan.ac.ir).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TIE.2023.3312434.



Fig. 1. Proposed converter. (a) Circuit structure. (b) Equivalent circuit.

 $D_1,\,D_2,\,C_1,\,$ and $C_2\,$ make the VMC circuit, C_3 is the series capacitor, C_0 is the output capacitor, and R_0 is the load. Also, there are two cores with three windings. Fig. 1(b) shows the corresponding equivalent circuit of the proposed converter. The primary inductors $L_{\rm P1}$ and $L_{\rm p2}$ with $N_{\rm p}$ turns, respectively, are coupled with the secondary inductors $L_{\rm S1}$ and $L_{\rm S1}$ with $N_{\rm s}$ turns and the tertiary inductor $L_{\rm t1}$ and $L_{\rm t1}$ with $N_{\rm t}$ turns.

n and n' denote the $N_{\rm S}/N_{\rm P}$ turns ratio and the $N_t/N_{\rm p}$ turns ratio, respectively. In this figure, the magnetizing inductances are represented with $L_{\rm m1}$ and $L_{\rm m2}$. By reflecting leakage inductances from the primary and secondary of each phase to the tertiary side, $L_{\rm K}$ can be considered as the sum of them. $C_{\rm dS1}$ and $C_{\rm dS2}$ are the drain–source capacitors of S_1 and S_2 .

The operating principles of the proposed converter are analyzed in this section. For analytical analyses, the following conditions are assumed.

- The voltages of capacitors C₁, C₂, and C₃, which are represented by V_{C1}, V_{C2}, and V_{C3}, are assumed constant.
- All converter components are ideal, except for the leakage inductance of the coupled inductors and the parasitic capacitors of the switches.
- The current of the magnetizing inductor is considered constant.

Fig. 2 illustrates the theoretical waveforms, and Fig. 3 shows the equivalent circuits of the operating states. Operation states



Fig. 2. Key waveforms of the proposed converter.

can be divided into ten states. Before the first state, S_1 and S_2 are ON.

State I [t_0-t_1]: At the beginning of this interval, the switch S₂ is turned OFF. All diodes are reverse-biased. Resonance occurs between the leakage inductor L_K and the capacitor of S₂. The current of L_K decreases, and the voltage of C_{ds2} increases resonantly. Therefore, ZVS turn-OFF is achieved for the switch S₂ [see Fig. 3(a)]

$$V_{Lm1} = V_{\rm in} \tag{1}$$

$$V_{Lm2} = V_{\rm in} - V_{Cds2} \tag{2}$$

$$I_{LK}(t) = A\cos(\omega(t - t_0)) + B\sin(\omega(t - t_0))$$
(3)

$$A = i_{LK}(t_0), \ B = \frac{I_{LM}}{\sqrt{C_{ds2}L_K}}, \ \omega = \frac{n'-1}{\sqrt{C_{ds2}L_K}}$$
(4)

$$I_{LK}(t) = i_{LK}(t_0) \cos \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_0) + \frac{I_{LM}}{\sqrt{C_{ds2}L_K}} \sin \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_0)$$
(5)

$$V_{Cds2}(t) = A\cos(\omega(t - t_0)) + B\sin(\omega(t - t_0))$$
(6)

$$A = \frac{I_{LM}}{C_{ds2}}, B = -i_{LK}(t_0) \sqrt{\frac{L_K}{C_{ds2}}}, \omega = \frac{n'-1}{\sqrt{C_{ds2}L_K}}$$
(7)





Fig. 3. Equivalent circuits of the operation modes. (a) Mode I. (b) Mode II. (c) Mode III. (d) Mode IV. (e) Mode V. (f) Mode VI. (g) Mode VII. (h) Mode VIII. (i) Mode IX. (j) Mode X.

$$V_{Cds2}(t) = \frac{I_{LM}}{C_{ds2}} \cos \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_0) - i_{LK}(t_0) \sqrt{\frac{L_K}{C_{ds2}}} \sin \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_0).$$
(8)

State II $[t_1-t_2]$: At t_1 , the voltage of C_{ds2} reaches V_{C3} . The diodes D_2 and D_3 start to conduct. During this mode, I_{LK} decreases to zero linearly. The capacitors C_1 and C_3 charge and C_2 discharge [see Fig. 3(b)]

$$V_{Lm1} = V_{\rm in} \tag{9}$$

$$V_{Lm2} = V_{\rm in} - V_{Cds2} \tag{10}$$

$$V_{Cds2} = V_{C3} \tag{11}$$

$$I_{LK}(t) = \frac{(n'-1)V_{C3}}{L_k}(t-t_1) + I_{LK}(t_1).$$
 (12)

State III [t_2-t_3]: This mode starts when I_{LK} and I_{D3} reach zero and diode D_3 turns OFF under the ZCS condition. In this state, the current of L_K increases linearly in the opposite direction [see Fig. 3(c)]

$$I_{LK}(t) = \frac{(n'-1)V_{C3}}{L_k}(t-t_2) + I_{LK}(t_2).$$
 (13)

State $IV[t_3-t_4]$: At t_3 , the current of D_2 reaches zero, and D_2 turns OFF under the ZCS condition. The capacitor C_{dS2} begins to discharge by the leakage inductor. At the end of this mode, the capacitor C_{dS2} is fully discharged [see Fig. 3(d)]. The related equations are given as follows:

$$V_{Lm1} = V_{\rm in} \tag{14}$$

$$V_{Lm2} = V_{\rm in} - V_{Cds2} \tag{15}$$

$$V_{Cds2} = V_{C3} \tag{16}$$

$$I_{LK}(t) = A\cos(\omega(t - t_3)) + B\sin(\omega(t - t_3))$$
(17)

$$I_{LK}(t) = i_{LK}(t_3) \cos \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_3) + \left(\frac{I_{LM}}{\sqrt{C_{ds2}L_K}} + \sqrt{\frac{C_{ds2}}{L_K}} V_{C3}\right) \sin \frac{n'-1}{\sqrt{C_{ds2}L_K}} (t-t_3)$$
(18)

$$V_{Cds2}(t) = \left(\frac{I_{LM}}{C_{ds2}} + V_{C3}\right) \cos \frac{n' - 1}{\sqrt{C_{ds2}L_K}} (t - t_3) - i_{LK}(t_3) \sqrt{\frac{L_K}{C_{ds2}}} \sin \frac{n' - 1}{\sqrt{C_{ds2}L_K}} (t - t_3).$$
(19)

State $V[t_4-t_5]$: The antiparallel diode of S_2 begins to conduct at t_4 . The voltage across S_2 is clamped to zero. Therefore, switch S_2 is turned ON under ZVS condition in this state. During this mode, the current of the leakage inductor is constant [see Fig. 3(e)].

State VI $[t_5-t_6]$: At t_5 , switch S_1 is turned OFF. The drain– source capacitor of S_1 is charged through resonance with the leakage inductor L_K . Also, the current of L_K increases resonantly. As a result, switch S_1 is turned OFF under ZVS conditions [see Fig. 3(f)]. For this interval, the following equation is valid:

$$V_{Lm2} = V_{\rm in} \tag{20}$$

$$V_{Lm1} = V_{\rm in} - V_{Cds1} \tag{21}$$

$$I_{LK}(t) = A\cos(\omega(t - t_0)) + B\sin(\omega(t - t_0))$$
(22)

$$A = i_{LK}(t_5), B = \frac{-I_{LM}}{\sqrt{C_{ds1}L_K}}, \omega = \frac{n'-1}{\sqrt{C_{ds1}L_K}}$$
(23)

$$I_{LK}(t) = i_{LK}(t_5) \cos \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_5) - \frac{I_{LM}}{\sqrt{C_{ds1}L_K}} \sin \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_5)$$
(24)

$$V_{cds1}(t) = A\cos(\omega(t - t_5)) + B\sin(\omega(t - t_5))$$
(25)

$$A = \frac{I_{LM}}{C_{ds1}}, B = i_{LK}(t_5)\sqrt{\frac{L_K}{C_{ds1}}}, \omega = \frac{n'-1}{\sqrt{C_{ds1}L_K}}$$
(26)

$$V_{cds1}(t) = \frac{I_{LM}}{C_{ds1}} \cos \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_5) + i_{LK}(t_5) \sqrt{\frac{L_K}{C_{ds1}}} \sin \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_5).$$
(27)

State VII $[t_6-t_7]$: At t_6 , the voltage of S_1 reaches V_{C2} . The diodes D_0 and D_1 are turned ON, and the voltage of S_1 is clamped to V_{C2} . The current through D_2 reaches zero at the end of this state [see Fig. 3(g)]

$$V_{Lm2} = V_{\rm in} \tag{28}$$

$$V_{Lm1} = V_{\rm in} - V_{Cds1} \tag{29}$$

$$V_{Cds1} = V_{C2} \tag{30}$$

$$V_0 = V_{C1} + (n+1)V_{C2} + V_{C3}$$
(31)

$$I_{LK}(t) = \frac{(1-n')V_{C2}}{L_k}(t-t_6) + I_{LK}(t_6).$$
 (32)

State VIII $[t_7-t_8]$: At the beginning of this state, I_{LK} and I_{D1} reach zero. The diode D_1 is turned OFF under ZCS conditions. During this mode, the leakage inductor current I_{LK} increases [see Fig. 3(h)]

$$V_{Cds1} = V_{C2} \tag{33}$$

$$I_{LK}(t) = \frac{(1-n')V_{C2}}{L_k}(t-t_7) + I_{LK}(t_7).$$
 (34)

State IX $[t_8-t_9]$: At t_8 , D_0 is naturally turned OFF with ZCS. The capacitor C_{dS1} discharges resonantly by the leakage inductor. At the end of this mode, these capacitors are fully discharged [see Fig. 3(i)]

$$V_{Lm2} = V_{\rm in} \tag{35}$$

$$V_{Lm1} = V_{\rm in} - V_{Cds1} \tag{36}$$

$$V_{Cds1} = V_{C2} \tag{37}$$

$$I_{LK}(t) = A\cos(\omega(t - t_8)) + B\sin(\omega(t - t_8))$$
(38)

$$I_{LK}(t) = i_{LK}(t_8) \cos \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_8) - \left(\frac{I_{LM}}{\sqrt{C_{ds1}L_K}} + \sqrt{\frac{C_{ds1}}{L_K}} V_{C2}\right) \sin \frac{n'-1}{\sqrt{C_{ds1}L_K}} (t-t_8)$$
(39)

$$V_{Cds1}(t) = \left(\frac{I_{LM}}{C_{ds1}} + V_{C2}\right) \cos \frac{n' - 1}{\sqrt{C_{ds1}L_K}} (t - t_8) + i_{LK}(t_8) \sqrt{\frac{L_K}{C_{ds1}}} \sin \frac{n' - 1}{\sqrt{C_{ds1}L_K}} (t - t_8).$$
(40)

State $X[t_9-t_0]$: This mode starts when the voltage of capacitor C_{ds1} reaches zero. The antiparallel diode of switch S_1 begins to conduct. During this interval, the current of the leakage inductor is constant, and the S1 gate signal can be applied [see Fig. 3(j)].



Fig. 4. Voltage gain versus duty cycle curves under different turns ratios.

III. DESIGN CONSIDERATIONS AND CONVERTER PERFORMANCE ANALYSIS

A. Voltage Gain

The voltage gain is calculated by applying the volt–second balance principle on the magnetizing inductances L_{m1} and L_{m2} , which are as follows:

$$V_{\rm in}DT_s = -(V_{\rm in} - V_{C2})(1 - D)T_s$$
(41)

$$V_{\rm in}DT_s = -(V_{\rm in} - V_{C3})(1 - D)T_s.$$
 (42)

Solving (41) and (42), the voltages of C_2 and C_3 are

$$V_{C2} = \frac{V_{in}}{(1-D)} = \frac{V_0}{(2n+4)}$$
(43)

$$V_{C3} = \frac{V_{\rm in}}{(1-D)} = \frac{V_0}{(2n+4)}.$$
(44)

According to the Fig. 3(b), the following equation can be written:

$$V_{C1} = (n+1)V_{C3} + V_{C2}.$$
(45)

Substitute (43) and (44) into (45), the voltage of C_1 is derived as

$$V_{C1} = \frac{(n+2)V_{\rm in}}{(1-D)} = \frac{(n+2)V_0}{(2n+4)}.$$
 (46)

Based on (43)-(46) and Fig. 3(g), the voltage gain will be equal to

$$M = \frac{V_O}{V_{\rm in}} = \frac{2n+4}{(1-D)}.$$
 (47)

Fig. 4 shows the detailed plot of the voltage gain versus the duty cycle curves under different turn ratios.

By considering the leakage inductance effect and using the volt–second balance principle to magnetic inductances (L_{m1} and L_{m2}), the following equations are obtained:

$$V_{C3} = V_{C2} = \frac{L_m + n^{'^2} L_k}{L_m (1 - D)} V_{\text{in}}$$
(48)

$$V_{C1} = \left(\frac{2\left(1 + n\frac{L_m}{\left(L_m + {n'}^2 L_k\right)}\right)}{\frac{L_m(1-D)}{\left(L_m + {n'}^2 L_k\right)}} + n\left(1 - \frac{L_m}{\left(L_m + {n'}^2 L_k\right)}\right)\right) V_{\text{in}}.$$
 (49)

Authorized licensed use limited to: Universitat Kiel. Downloaded on October 10,2023 at 14:32:13 UTC from IEEE Xplore. Restrictions apply.



Fig. 5. Current waveform of C₁.

By applying the KVL principle on interval VII, the voltage gain is derived as

$$M = \frac{V_O}{V_{\rm in}} = \frac{4(kn+1) - 2nk\left(D + k\left(1 - D\right)\right)}{k(1 - D)}$$
(50)

where $k = L_{\rm m} / (L_{\rm m} + n^{2}.L_{\rm k})$.

B. Voltage Stresses Across Semiconductor Devices

According to modes II and VII, the voltage stresses of the main switches S_1 and S_2 are

$$V_{S2,\max} = V_{C3} = \frac{V_0}{(2n+4)} \tag{51}$$

$$V_{S1,\max} = V_{C2} = \frac{V_0}{(2n+4)}.$$
 (52)

According to modes III and VIII, the voltage stresses on the diodes obtained as

$$V_{D0} = V_{D2} = \frac{2(n+1)V_{\rm in}}{(1-D)} = \frac{(n+1)V_0}{(n+2)}$$
(53)

$$V_{D1} = V_{D3} = \frac{2V_{\text{in}}}{(1-D)} = \frac{V_0}{(n+2)}.$$
 (54)

C. Automatic Uniform Current Sharing

By ignoring the first, fourth, sixth, and ninth intervals, due to their small durations, the current waveform of blocking capacitor C_1 is shown in Fig. 5. By using the ampere–second balance principle for C_1 , the following equation has to be satisfied:

$$\frac{I_{Lm2}}{2(n+1)} \cdot (1-D)T_s = \frac{I_{Lm1}}{2(n+1)} \cdot (1-D)T_s.$$
 (55)

According to the above equation, in equal duty cycles, I_{Lm1} is similar to I_{Lm2} . Therefore, automatic uniform current sharing is provided in this topology.

D. Soft-Switching Condition

This proposed converter provided ZVS soft switching performance for both switches, which improves conversion efficiency by reducing power losses in the switch. At the turn-OFF instant, the drain–source capacitors of the switches C_{ds1} and C_{ds2} limit the rate of the switch's voltage change; thus, the ZVS turn-OFF of the switches is achieved. The resonance between the leakage inductance and the drain–source capacitors causes these capacitors to discharge resonantly, so the anti-parallel diodes conduct and the switches are turned ON under ZVS conditions. To ensure ZVS is turned ON for the switches, the drain-source capacitors must be discharged entirely by leakage inductance during modes IV and IX. Therefore, the following equation must be satisfied:

$$\frac{1}{2}L_{LK}.(I_{LK}(t_3))^2 \ge \frac{1}{2}C_{DS}.(V_{C_{DC}}(t_3))^2$$
(56)

where $C_{DS} = C_{ds1} = C_{ds2}$.

E. Comparison

Table I compares the introduced topology and recent highvoltage gain topologies with coupled inductors. By substituting the same duty cycle and the turns ratio into the voltage gain formulas, it can be observed that the voltage gain of the proposed converter is remarkably improved. This improvement will become more evident in high turn ratios. Moreover, the ZVS condition is provided for all switches at turn-ON and turn-OFF instants, which reduces switching loss and improves efficiency. In addition, the ZCS conditions are obtained for all diodes. Unlike the converters presented in [20], the proposed topology provides the above soft switching condition without any additional magnetic core and the additional switch. In the proposed topology, the leakage inductance controls the current falling rates of diodes, so the diode reverse-recovery problem is diminished. Furthermore, because of the uniform current-sharing characteristic of the proposed converter, the large input current is shared between the two interleaved phases. The maximum theoretical efficiency for the proposed converter is given in this table.

F. Loss Analysis

In this section, power loss is theoretically analyzed. The total power losses mainly contain four parts given by

$$P_{\text{Losses}} = P_S + P_D + P_C + P_L \tag{57}$$

where P_S is the switches loss, P_D is the diodes loss, P_L is the coupled inductors loss, and P_C is the loss of capacitor.

Switch loss is equal to the sum of switching $(P_{S(\text{switching})})$ and conduction losses $(P_{S(\text{ON})})$. In the converter proposed in this article, due to the ZVS operation of the switches, the switching loss is approximately zero. The switching and conduction losses of switches are

$$P_{(\text{Switching})} = P_{\text{SW1}} + P_{\text{SW2}}$$

$$= \frac{f_s}{2} \left(V_{ds_1} I_{L_1} t_{\text{OFF1}} + V_{ds2} I_{L2} t_{\text{OFF2}} \right)$$

$$P_{S_1} = r_{ds_1} . I_{S_1(\text{rms})}^2$$

$$= r_{ds_1} \frac{I_{Lm}}{(1-n')} \sqrt{\left(1-D\right) \left(\frac{1-n'}{1+n}+1\right)}$$

$$P_{S2} = r_{ds_2} . I_{S_2(\text{rms})}^2$$

$$I_T = \sqrt{\left(1-n'-1\right)} \sqrt{\left(1-D\right) \left(\frac{1-n'}{1+n}+1\right)}$$
(58)

$$= r_{ds_2} \frac{I_{Lm}}{(1-n')} \sqrt{(1-D)\left(\frac{1-n'}{1+n}+1\right)}$$
(59)

where r_{ds} is the power switch ON-state resistance and t_{OFF} is the time interval for the MOSFETs to be turned OFF.

6

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

TABLE I
COMPARISON RESULTS AMONG SOME CONVERTERS, CONVENTIONAL CONVERTER, AND PROPOSED CONVERTER

	Proposed converter	[21]	[18]	[20]	[19]	[22]	[23]
Voltage gain	$\frac{2n+4}{1-D}$	$\frac{3n+2}{1-D}$	$\frac{2n+4}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{1}{(1-D)2}$	$\frac{3 + 2n - D(3 + n - D)}{(1 - D)2}$	$\frac{(N+1)}{1-D}$
The maximum voltage stress on main switches	$\frac{V_0}{(2n+4)}$	$\frac{V_0}{(3n+2)}$	$\frac{V_0}{(2n+4)}$	$\frac{V_0}{(2n+2)}$	$\frac{V_0(4-2D)}{1-D}$	$\frac{V_0}{3+2n-D(3+n-D)}$	V_0
Voltage stress of output diode (D ₀)	$\frac{V_0(n+1)}{(n+2)}$	$\frac{V_0(2n+1)}{(3n+2)}$	$\frac{V_0(n+1)}{(n+2)}$	V_0	-	$\frac{nV_0(2-D)}{3+2n-D(3+n-D)}$	V_0
Input current ripple (%)	$\frac{R_o(2D-1)(1-D)^2}{4.Lf_s.(n+2)^2}$	$\frac{R_o(2D-1)(1-D)^2}{Lf_s.(3n+2)^2}$	$\frac{R_o(2D-1)(1-D)^2}{4.Lf_s.(n+2)^2}$	$\frac{R_o(2D-1)(1-D)^2}{4.Lf_s.(n+1)^2}$	$\frac{R_o(2D-1)(1-D)^2}{4.Lf_s.(n+2)^2}$	High-118%	$\frac{R_o D (1-D)^2}{L f_s . (n+1)^2}$
Vin(V)/Vout(V)	12/180	30/400	40/580	48/380	24/110	30/400	30/400
$f_s(kHz)$	100	50	40	50	40	50	100
Blocking capacitor values (μF)	6.8,22,22,56	30,30,10 4.7,4.7,4.7	10,10,220,470	9,3,120	470,470, 470	180,180,22,22,22	2.2,470
Magnetizing inductance values (µH)	100,100	364	700,700	720,720,300	200	100,200	600
Number of switches	2	2	2	4	4	2	1
Number of diodes	4	8	4	2	0	5	2
Number of magnetic cores	2	2	3	3	1	2	1
Number of windings	6	6	4	4	2	3	2
Number of capacitors	4	6	4	3	3	5	2
Soft switching of switches	ZVS	-	ZCS	ZVS	_	-	-
Efficiency	97.1	97%	95.3%	97.76%	90%	96.3%	97%



Fig. 6. Theoretical analysis of power loss distribution at rated power.



Fig. 7. Picture of the prototype.

The conduction losses for diodes $D_1,\,D_2,\,D_3,\,\text{and}\,\,D_0$ can be calculated as

$$P_{D_{0,1,2,3}} = V_{F_{0,1,2,3}} \cdot I_{D_{0,1,2,3}(avg)} = V_{F_{0,1,2,3}} \cdot I_0.$$
(60)

where V_F is the forward voltage drop of diodes.



Fig. 8. The control diagram.

The conduction losses in capacitors can be obtained as

$$P_{C_1} = R_{\text{ESR}_1} \cdot I_{C_1(\text{rms})}^2$$

= $R_{\text{ESR}_1} \frac{I_{Lm}}{n+1} \sqrt{\frac{4(1-D)}{3} + \frac{2(1-D)^2}{1-D-D_a}}$ (61)
 $P_{C_2} = P_{C_3} = R_{\text{ESR}_2,3} \cdot I_{C_2(rms)}^2$

$$= R_{\text{ESR2,3}} I_{Lm} \sqrt{\frac{(1-D)(1-D+2D_a)}{3(n+1)^2(1-D-D_a)}} + \frac{D_a}{3(1-n')^2}$$
(62)

where $D_a = \frac{(1-n')(1-D)}{(1+n)}$, and $R_{ESR1,2,3}$ is the equivalent series resistance of the capacitors.

Authorized licensed use limited to: Universitat Kiel. Downloaded on October 10,2023 at 14:32:13 UTC from IEEE Xplore. Restrictions apply.

ASGHARI AND YEGANE: HIGH STEP-UP DC-DC CONVERTER WITH HIGH VOLTAGE GAIN AND ZERO-VOLTAGE TRANSITION



Fig. 9. Experimental results of the proposed converter.

Total power losses of the coupled inductors are

$$P_L = P_{\text{Cond}} + P_{\text{Core}}$$

The core loss has been calculated according to the improved generalized Steinmetz equation method in [24].

By assuming r_{Lp} , r_{Ls} , and r_{Lt} are the primary-side, secondary-side, and tertiary-side windings resistance of the inductors, respectively. The total coupled inductor loss is calculated as

$$P_{L-\text{Cond}} = r_{Lp_1} I_{Lp_1,\text{rms}}^2 + r_{Lp_2} I_{Lp_2,\text{rms}}^2 + (r_{Ls_1} + r_{Ls_2}) I_{Ls,\text{rms}}^2 + (r_{Lt_1} + r_{Lt_2}) I_{Lt,\text{rms}}^2$$
(63)

where

$$I_{Lp1,\rm rms} = I_{Lp2,\rm rms} = I_{Lp,\rm rms} \tag{64}$$

$$I_{LS,\text{rms}} = I_{D2,\text{rms}} = \frac{I_{Lm}}{n+1} \sqrt{\frac{2(1-D)}{3} + \frac{(1-D)^2}{1-D-D_a}}$$
(65)

$$I_{Lt,\text{rms}} = I_{Lk,\text{rms}} = \frac{I_{Lm}}{(1-n')} \times \sqrt{2\left(\frac{(1-D)^2 + 2(1-D-D_a)^2}{(1-D-D_a)}\right) + \frac{14(1-D)}{3} + 1}.$$
(66)

Based on the selected components for a prototype, the losses of each component are shown in Fig. 6.



G. Design of Capacitors and Magnetizing Inductors

Assuming that the voltage ripple of each capacitor is r% of the maximum voltage value of the capacitor ($\Delta V_C = r\%.V_C$), their values can be determined as follows:

$$C_0 = \frac{I_0}{\Delta V_{C0} \cdot f_S} = \frac{I_0 \left(1 - D\right)}{r\% \left(2n + 4\right) \cdot V_{\text{in}} \cdot f_S} \tag{67}$$

$$C_{1} = \frac{I_{0}}{\Delta V_{C1} \cdot f_{S}} = \frac{I_{0} \left(1 - D\right)}{r\% \left(n + 2\right) \cdot V_{\text{in}} \cdot f_{S}}$$
(68)

$$C_2 = C_3 = \frac{I_0}{\Delta V_{C2} \cdot f_S} = \frac{I_0 (1 - D)}{r\% \cdot V_{\text{in}} \cdot f_S}$$
(69)

where $\Delta V_{\rm C}$ and $f_{\rm S}$ are considered as the voltage ripple of capacitors and switching frequency, respectively.

To choose the proper magnetizing inductors, relying on the current ripple of each magnetizing inductor ($\Delta I_{Lm} = x\%.I_{Lm}$), the minimum value of L_m could be derived

$$L_m = L_{m1} = L_{m2} = \frac{V_{\text{in}} \cdot D}{\chi \% \cdot I_{Lm} \cdot f_S} = \frac{2 \cdot V_{\text{in}} \cdot D}{\chi \% \cdot I_{\text{in}} \cdot f_S}$$
$$= \frac{V_{\text{in}} \cdot D (1 - D)}{\chi \% \cdot (n + 2) I_o \cdot f_S}.$$
(70)

IV. EXPERIMENTAL RESULTS

To validate the theoretical results, a prototype is built based on Table II. Fig. 7 presents a picture of the prototype, and the control diagram is plotted in Fig. 8.

The experimental waveforms of the proposed converter are shown in Fig. 9. As can be seen in Fig. 9(a), the gate signals are interleaved to reduce the current ripple. The drain-to-source voltages of the switches are shown in Fig. 9(b). As can be observed, the voltage stresses of the switches are clamped at 30 V, which matches the calculation from (51) and (52). The

Authorized licensed use limited to: Universitat Kiel. Downloaded on October 10,2023 at 14:32:13 UTC from IEEE Xplore. Restrictions apply.

Components	Parameters
Output power (P _o)	100 W
Input/output voltages (V _{in} /V _o)	12 V/180 V
Switching frequency (fs)	100 kHz
Power MOSFETs (S1 and S2)	IRF100P219
Diodes (D ₀ , D ₁ , D ₂ and D ₃)	BYC 10 600
Capacitors (C ₀ , C ₁ , C ₂ and C ₃)	56 μF, 6.8 μF, 22 μF, 22 μF
	(parallel with 100 nF film capacitor)
Coupled inductors	Turns ratio $(N_P:N_S) = 1:1$,
	Turns ratio $(N_P:N_t)=2:1$
	Magnetizing inductance $L_m = 100 \ \mu H$
	Leakage inductance = $3.6 \mu\text{H}$

TABLE II CIRCUIT PARAMETERS

current and voltage waveforms of switches S1 and S2 are plotted in Fig. 9(c) and (d), respectively. It is clear that ZVS condition has been provided for all switches in turn-OFF mode, and also they are turned ON under ZVS condition. Fig. 9(e) and (f) shows the voltages and currents across the diode D_0 and D_2 , respectively. The blocking voltages of D_0 and D_2 are around 120 V, which matches the calculations from (53). Also, these diodes are turned OFF naturally under ZCS. Fig. 9(g) and (h) show the voltages and currents across the diode D_1 and D_3 , respectively. The blocking voltages of D_1 and D_3 are around 60 V, which matches the calculations from (54). Also, these diodes are turned OFF naturally under ZCS, and the reverse recovery currents of the diodes are alleviated. Fig. 9(i) shows the input and output voltage when the turns ratio is 1. As can be observed in Fig. 9(j), the voltages of C_1 and $C_2 \ (V_{\rm C1} \ \text{and} \$ V_{C2}) are around 90 and 30 V, which are consistent with the calculations from (46) and (43). According to calculations (43) and (44), V_{C3} equals V_{C2} . Fig. 9(j) confirms this equality. Fig. 9(k) gives the current of the primary inductors L_{p1} and L_{p2} . The large input current is shared between the two interleaved phases due to the uniform current-sharing characteristic of the converter. The dynamic response of the proposed converter for the load change between half load and full load is shown in Fig. 9(1).

V. CONCLUSION

This article presented an efficient interleaved high-step-up dc–dc converter. All semiconductor devices operated at softswitching conditions without utilizing any auxiliary switch and magnetic core by employing leakage inductance as a resonant inductor. Moreover, the leakage inductance controlled the current falling rate of the diodes, which alleviated the diode reverse recovery problem. By using coupled inductors, a high voltage gain was achieved. VMC in the proposed converter recycled the leakage energy and clamped the voltage stress on the switches in addition to increasing the output voltage. Therefore, the voltage stresses on switches were low. Utilizing low-voltage-rating switches with small ON-resistances reduced the conduction losses. In addition, this converter showed automatic current-sharing characteristics. To verify the validity of the theoretical analysis, a 12 V/180 V laboratory prototype of this converter was built, and its results were investigated.

REFERENCES

- S. M. Amin and B. F. Wollenberg, "Toward a smart grid: Power delivery for the 21st century," *IEEE Power Energy Mag.*, vol. 3, no. 5, pp. 34–41, Sep./Oct. 2005, doi: 10.1109/MPAE.2005.1507024.
- [2] F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004, doi: 10.1109/TPEL.2004.833453.
- [3] T. G. Wilson, "The evolution of power electronics," *IEEE Trans. Power Electron.*, vol. 15, no. 3, pp. 439–446, May 2000, doi: 10.1109/63.844503.
- [4] W. Li and X. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1239–1250, Apr. 2011, doi: 10.1109/TIE.2010.2049715.
- [5] A. Shoaei, K. Abbaszadeh, and H. Allahyari, "A single-inductor multi-input multilevel high step-up DC-DC converter based on switched-diode-capacitor cells for PV applications," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 1, pp. 18–27, Jan. 2023, doi: 10.1109/JESTIE.2022.3173178.
- [6] S.-W. Lee and H.-L. Do, "High step-up coupled-inductor cascade boost DC–DC converter with lossless passive snubber," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7753–7761, Oct. 2018, doi: 10.1109/TIE.2018.2803731.
- [7] X. Hu, X. Liu, Y. Zhang, Z. Yu, and S. Jiang, "A hybrid cascaded high step-up DC–DC converter with ultralow voltage stress," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1824–1836, Apr. 2021, doi: 10.1109/JESTPE.2020.2975856.
- [8] A. Asghari, "Ultra-high step-down ZVS synchronous buck converter with low switch voltage stress," *Int. Eng. Technol. Power Electron.*, vol. 13, no. 10, pp. 2039–2048, 2020, doi: 10.1049/iet-pel.2019.1113.
- [9] T. Liu, M. Lin, and J. Ai, "High step-up interleaved DC–DC converter with asymmetric voltage multiplier cell and coupled inductor," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4209–4222, Dec. 2020, doi: 10.1109/JESTPE.2019.2931634.
- [10] P. Talebi and H. Farzanehfard, "Fully soft switched coupled inductorbased high step-up converter with active clamp and low switch voltage stress," in *Proc. 13th Power Electron., Drive Syst., Technol. Conf.*, 2022, pp. 281–286, doi: 10.1109/PEDSTC53976.2022.9767240.
- [11] A. Asghari, "A soft switching four-phase converter with ultra-high step down conversion ratio and automatic uniform current sharing," *Int. Eng. Technol. Power Electron.*, vol. 14, no. 10, pp. 1489–1503, 2021, doi: 10.1049/pel2.12126.
- [12] M. Zhang, Z. Wei, M. Zhou, F. Wang, Y. Cao, and L. Quan, "A high step-up DC–DC converter with switched-capacitor and coupled-inductor techniques," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 3, no. 4, pp. 1067–1076, Oct. 2022, doi: 10.1109/JESTIE.2022.3173909.
- [13] R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, "An interleaved high step-up DC-DC converter based on integration of coupled inductor and built-in-transformer with switched-capacitor cells for renewable energy applications," *IEEE Access*, vol. 10, pp. 34–45, 2022, doi: 10.1109/AC-CESS.2021.3138390.
- [14] S.-W. Seo, J.-H. Ryu, Y. Kim, and H. H. Choi, "Non-isolated high step-up DC/DC converter with coupled inductor and switched capacitor," *IEEE Access*, vol. 8, pp. 217108–217122, 2020, doi: 10.1109/AC-CESS.2020.3041738.
- [15] C. Cui, Y. Tang, Y. Guo, H. Sun, and L. Jiang, "High step-up switchedcapacitor active switched-inductor converter with self-voltage balancing and low stress," *IEEE Trans. Ind. Electron.*, vol. 69, no. 10, pp. 10112–10128, Oct. 2022, doi: 10.1109/TIE.2021.3135611.
- [16] X. Liu, X. Zhang, X. Hu, H. Chen, L. Chen, and Y. Zhang, "Interleaved high step-up converter with coupled inductor and voltage multiplier for renewable energy system," *CPSS Trans. Power Electron. Appl.*, vol. 4, no. 4, pp. 299–309, Dec. 2019, doi: 10.24295/CPSSTPEA.2019.00028.

ASGHARI AND YEGANE: HIGH STEP-UP DC-DC CONVERTER WITH HIGH VOLTAGE GAIN AND ZERO-VOLTAGE TRANSITION

- [17] T. Nouri, N. V. Kurdkandi, and M. Shaneh, "A novel ZVS high-stepup converter with built-in transformer voltage multiplier cell," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 12871–12886, Dec. 2020, doi: 10.1109/TPEL.2020.2995662.
- [18] T. Nouri, N. V. Kurdkandi, and M. Shaneh, "A novel interleaved high step-up converter with built-in transformer voltage multiplier cell," *IEEE Trans. Ind. Electron.*, vol. 68, no. 6, pp. 4988–4999, Jun. 2021, doi: 10.1109/TIE.2020.2992944.
- [19] A. R. N. Akhormeh, K. Abbaszadeh, M. Moradzadeh, and A. Shahirinia, "High-gain bidirectional quadratic DC–DC converter based on coupled inductor with current ripple reduction capability," *IEEE Trans. Ind. Electron.*, vol. 68, no. 9, pp. 7826–7837, Sep. 2021, doi: 10.1109/TIE.2020.3013551.
- [20] S. H. Ghaffarpour, S. E. Afjei, and A. Salemnia, "A novel soft-switched interleaved high step-up DC–DC converter for high-efficiency conversion," *Int. J. Circuit Theory Appl.*, vol. 49, pp. 2515–2532, 2021.
- [21] J. Semiromizadeh, H. Izadi, and E. Adib, "High step-up interleaved DC-DC converter for photovoltaic systems," *Int. Eng. Technol. Power Electron.*, vol. 15, no. 1, pp. 33–42, 2022.
- [22] M. Rezaie and V. Abbasi, "Ultrahigh step-up DC–DC converter composed of two stages boost converter, coupled inductor, and multiplier cell," *IEEE Trans. Ind. Electron.*, vol. 69, no. 6, pp. 5867–5878, Jun. 2022, doi: 10.1109/TIE.2021.3091916.
- [23] R. Afzal, Y. Tang, H. Tong, and Y. Guo, "A high step-up integrated coupled inductor-capacitor DC-DC converter," *IEEE Access*, vol. 9, pp. 11080–11090, 2021, doi: 10.1109/ACCESS.2020.3048354.
- [24] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, "Improved core-loss calculation for magnetic components employed in power electronic systems," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 964–973, Feb. 2012, doi: 10.1109/TPEL.2011.2162252.



Amin Asghari received the B.S. degree from Shiraz University, Shiraz, Iran, in 2005, the M.S. degree from Amirkabir University of Technology, Tehran, Iran, in 2008, and the Ph.D. degree from Isfahan University of Technology, Isfahan, Iran, in 2015, all in electrical engineering.

He is currently a Faculty Member with the Department of Electrical and Computer Engineering, Semnan University, Semnan, Iran. His research interests include DC–DC converters, soft switching techniques, and gate drive circuits.



Zeynab Jalili Yegane was born in Tehran, Iran, in 1990. She received the B.S. degree from the Islamic Azad University of Sabzevar, Sabzevar, Iran, in 2012, and the M.S. degree from Eshragh Institute of Higher Education, Bojnord, Iran, in 2017, both in electrical engineering.

Her research interests include dc-dc converters, soft switching techniques, and gate drive circuits.